The XGPHY is an IP block which simplifies the FPGA integration of Ultra low-latency 10Gbit/s Ethernet connectivity in Xilinx and Altera FPGAs. Ultra-low latency is achieved by using only ... The 10/25 ...
The LogiCORE, 10 Gigabit Ethernet backpane PCS/PMA (10GBASE-KR) has been bundled with the 10G/25G Ethernet PCS/PMA with FEC/Auto-Negotiation (25GBASE-KR). The 10 Gigabit Ethernet backpane PCS/PMA ...
The strategy, called land radiative management (LRM), uses techniques such as painting roofs and sidewalks white, causing neighborhoods to reflect sunlight and therefore absorb less heat.
Some results have been hidden because they may be inaccessible to you
Show inaccessible results
Feedback